


4-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTOMATIC DIRECTION SENSING AND ± 15 -kV ESD PROTECTION

Check for Samples: [TXB0104](#)

FEATURES

- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port ($V_{CCA} \leq V_{CCB}$)
- V_{CC} Isolation Feature – If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 5- μ A Max I_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - ± 15 -kV Human-Body Model (A114-B)
 - 1500-V Charged-Device Model (C101)


**GXU/ZXU PACKAGE
(TOP VIEW)**




**TERMINAL ASSIGNMENTS
(GXU/ZXU Package)**

	A	B	C
4	A4	GND	B4
3	A3	OE	B3
2	A2	V_{CCA}	B2
1	A1	V_{CCB}	B1


**D OR PW PACKAGE
(TOP VIEW)**



**RGY PACKAGE
(TOP VIEW)**



**RUT PACKAGE
(TOP VIEW)**



- A. N.C. – No internal connection
- B. For RGY, if the exposed center pad is used, it must only be connected as a secondary ground or left electrically open.
- C. Pull up resistors are not required on both sides for Logic I/O.
- D. If pull up or pull down resistors are needed, the resistor value must be over 50 k Ω .
- E. 50 k Ω is a safe recommended value, if the customer can accept higher V_{ol} or lower V_{oh} , smaller pull up or pull down resistor is allowed, the draft estimation is $V_{ol} = V_{ccout} \times 4.5k / (4.5k + R_{pu})$ and $V_{oh} = V_{ccout} \times R_{dw} / (4.5k + R_{dw})$.
- F. If pull up resistors are needed, please refer to the XTS0104 or contact TI.
- G. For detailed information, please refer to application note [SCEA043](#).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**YZT PACKAGE
(TOP VIEW)**



**TERMINAL ASSIGNMENTS
(YZT Package)**

	3	2	1
D	A4	GND	B4
C	A3	OE	B3
B	A2	V _{CCA}	B2
A	A1	V _{CCB}	B1

DESCRIPTION/ORDERING INFORMATION

This 4-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA}. V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB}. V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB}.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The TXB0104 is designed so that the OE input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
-40°C to 85°C	NanoFree™ — WCSP (DSBGA) 0.23-mm Large Bump – YZT (Pb-free) 0.625-mm max height	Reel of 3000	TXB0104YZTR	___ 2 K _
	UFBGA – GXU	Reel of 2500	TXB0104GXUR	YE04
	UFBGA – ZXU (Pb-Free)	Reel of 2500	TXB0104ZXUR	YE04
	QFN – RGY	Reel of 1000	TXB0104RGYR	YE04
			TXB0104RGYRG4	
	uQFN – RUT	Reel of 3000	TXB0104RUTR	2KR
	SOIC – D	Tube of 50	TXB0104D	TXB0104
			TXB0104DG4	
		Reel of 2500	TXB0104DR	
			TXB0104DRG4	
TSSOP – PW	Reel of 2000	TXB0104PWR	YE04	
		TXB0104PWRG4		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) YZT: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

PIN DESCRIPTION

PIN NO.		BALL NO.		NAME	FUNCTION
D, PW, OR RGY	RUT	GXU/ ZXU	YZT		
1	1	B2	B2	V _{CCA}	A-port supply voltage $1.2\text{ V} \leq V_{CCA} \leq 3.6\text{ V}$ and $V_{CCA} \leq V_{CCB}$.
2	2	A1	A3	A1	Input/output 1. Referenced to V _{CCA} .
3	3	A2	B3	A2	Input/output 2. Referenced to V _{CCA} .
4	4	A3	C3	A3	Input/output 3. Referenced to V _{CCA} .
5	5	A4	D3	A4	Input/output 4. Referenced to V _{CCA} .
6	–	–	–	NC	No connection. Not internally connected.
7	6	B4	D2	GND	Ground
8	12	B3	C2	OE	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode. Referenced to V _{CCA} .
9	–	–	–	NC	No connection. Not internally connected.
10	7	C4	D1	B4	Input/output 4. Referenced to V _{CCB} .
11	8	C3	C1	B3	Input/output 3. Referenced to V _{CCB} .
12	9	C2	B1	B2	Input/output 2. Referenced to V _{CCB} .
13	10	C1	A1	B1	Input/output 1. Referenced to V _{CCB} .
14	11	B1	A2	V _{CCB}	B-port supply voltage $1.65\text{ V} \leq V_{CCB} \leq 5.5\text{ V}$.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CCA}	Supply voltage range		–0.5	4.6	V
V _{CCB}			–0.5	6.5	
V _I	Input voltage range	A port	–0.5	4.6	V
		B port	–0.5	6.5	
V _O	Voltage range applied to any output in the high-impedance or power-off state	A port	–0.5	4.6	V
		B port	–0.5	6.5	
V _O	Voltage range applied to any output in the high or low state ⁽²⁾	A port	–0.5	V _{CCA} + 0.5	V
		B port	–0.5	V _{CCB} + 0.5	
I _{IK}	Input clamp current	V _I < 0		–50	mA
I _{OK}	Output clamp current	V _O < 0		–50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
T _{stg}	Storage temperature range		–65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

THERMAL IMPEDANCE RATINGS

			UNIT
θ_{JA}	Package thermal impedance	D package ⁽¹⁾	86
		GXU/ZXU package ⁽¹⁾	129
		PW package ⁽¹⁾	113
		RGY package ⁽²⁾	47
		RUT package	TBD
		YZT package	90

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

(2) The package thermal impedance is calculated in accordance with JESD 51-5.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾ (2)

		V_{CCA}	V_{CCB}	MIN	MAX	UNIT	
V_{CCA}	Supply voltage			1.2	3.6	V	
V_{CCB}				1.65	5.5		
V_{IH}	High-level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V_{CCI}	V
		OE	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCA} \times 0.65$	5.5	
V_{IL}	Low-level input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	V
		OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	$V_{CCA} \times 0.35$	
V_O	Voltage range applied to any output in the high-impedance or power-off state	A-port	1.2 V to 3.6 V	1.65 V to 5.5 V	0	3.6	V
		B-port			0	5.5	
$\Delta t/\Delta v$	Input transition rise or fall rate	A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	ns/V
		B-port inputs	1.2 V to 3.6 V	1.65 V to 3.6 V		40	
				4.5 V to 5.5 V		30	
T_A	Operating free-air temperature			-40	85	°C	

(1) The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.

(2) V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.

(3) V_{CCI} is the supply voltage associated with the input port.

ELECTRICAL CHARACTERISTICS^{(1) (2)}

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			–40°C to 85°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
V _{OHA}		I _{OH} = –20 μA	1.2 V		1.1			V _{CCA} – 0.4		V
			1.4 V to 3.6 V							
V _{OLA}		I _{OL} = 20 μA	1.2 V		0.9			0.4		V
			1.4 V to 3.6 V							
V _{OHB}		I _{OH} = –20 μA		1.65 V to 5.5 V				V _{CCB} – 0.4		V
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V				0.4		V
I _I	OE	V _I = V _{CC1} or GND	1.2 V to 3.6 V	1.65 V to 5.5 V	±1			±2		μA
I _{off}	A port	V _I or V _O = 0 to 3.6 V	0 V	0 V to 5.5 V	±1			±2		μA
	B port	V _I or V _O = 0 to 5.5 V	0 V to 3.6 V	0 V	±1			±2		
I _{OZ}	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V	±1			±2		μA
I _{CCA}		V _I = V _{CC1} or GND, I _O = 0	1.2 V	1.65 V to 5.5 V	0.06					μA
			1.4 V to 3.6 V	1.65 V to 5.5 V	5					
			3.6 V	0 V	2					
			0 V	5.5 V	–2					
I _{CCB}		V _I = V _{CC1} or GND, I _O = 0	1.2 V	1.65 V to 5.5 V	3.4					μA
			1.4 V to 3.6 V	1.65 V to 5.5 V	5					
			3.6 V	0 V	–2					
			0 V	5.5 V	2					
I _{CCA} + I _{CCB}		V _I = V _{CC1} or GND, I _O = 0	1.2 V	1.65 V to 5.5 V	3.5					μA
			1.4 V to 3.6 V	1.65 V to 5.5 V	10					
I _{CCZA}		V _I = V _{CC1} or GND, I _O = 0, OE = GND	1.2 V	1.65 V to 5.5 V	0.05					μA
			1.4 V to 3.6 V	1.65 V to 5.5 V	5					
I _{CCZB}		V _I = V _{CC1} or GND, I _O = 0, OE = GND	1.2 V	1.65 V to 5.5 V	3.3					μA
			1.4 V to 3.6 V	1.65 V to 5.5 V	5					
C _i	OE		1.2 V to 3.6 V	1.65 V to 5.5 V	3			4		pF
C _{io}	A port		1.2 V to 3.6 V	1.65 V to 5.5 V	5			6		pF
	B port				11			14		

 (1) V_{CC1} is the supply voltage associated with the input port.

 (2) V_{CC0} is the supply voltage associated with the output port.

TIMING REQUIREMENTS $T_A = 25^\circ\text{C}$, $V_{CCA} = 1.2\text{ V}$

		$V_{CCB} = 1.8\text{ V}$	$V_{CCB} = 2.5\text{ V}$	$V_{CCB} = 3.3\text{ V}$	$V_{CCB} = 5\text{ V}$	UNIT
		TYP	TYP	TYP	TYP	
Data rate		20	20	20	20	Mbps
t_w	Pulse duration	Data inputs	50	50	50	ns

TIMING REQUIREMENTSover recommended operating free-air temperature range, $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$ (unless otherwise noted)

		$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Data rate		40		40		40		40		Mbps
t_w	Pulse duration	Data inputs	25	25	25	25	25	25	25	ns

TIMING REQUIREMENTSover recommended operating free-air temperature range, $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$ (unless otherwise noted)

		$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Data rate		60		60		60		60		Mbps
t_w	Pulse duration	Data inputs	17	17	17	17	17	17	17	ns

TIMING REQUIREMENTSover recommended operating free-air temperature range, $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted)

		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Data rate		100		100		100		Mbps
t_w	Pulse duration	Data inputs	10	10	10	10	10	ns

TIMING REQUIREMENTSover recommended operating free-air temperature range, $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted)

		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	
Data rate		100		100		Mbps
t_w	Pulse duration	Data inputs	10	10	10	ns

SWITCHING CHARACTERISTICS
 $T_A = 25^\circ\text{C}$, $V_{CCA} = 1.2\text{ V}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V}$	$V_{CCB} = 2.5\text{ V}$	$V_{CCB} = 3.3\text{ V}$	$V_{CCB} = 5\text{ V}$	UNIT
			TYP	TYP	TYP	TYP	
t_{pd}	A	B	6.9	5.7	5.3	5.5	ns
	B	A	7.4	6.4	6	5.8	
t_{en}	OE	A	1	1	1	1	μs
		B	1	1	1	1	
t_{dis}	OE	A	18	15	14	14	ns
		B	20	17	16	16	
t_{rA} , t_{fA}	A-port rise and fall times		4.2	4.2	4.2	4.2	ns
t_{rB} , t_{fB}	B-port rise and fall times		2.1	1.5	1.2	1.1	ns
$t_{SK(O)}$	Channel-to-channel skew		0.4	0.5	0.5	1.4	ns
Max data rate			20	20	20	20	Mbps

SWITCHING CHARACTERISTICS

 over recommended operating free-air temperature range, $V_{CCA} = 1.5\text{ V} \pm 0.1\text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	B	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	ns
	B	A	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	
t_{en}	OE	A		1		1		1		1	μs
		B		1		1		1		1	
t_{dis}	OE	A	5.9	31	5.7	25.9	5.6	23	5.7	22.4	ns
		B	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	
t_{rA} , t_{fA}	A-port rise and fall times		1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t_{rB} , t_{fB}	B-port rise and fall times		0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
$t_{SK(O)}$	Channel-to-channel skew			0.5		0.5		0.5		0.5	ns
Max data rate			40		40		40		40		Mbps

SWITCHING CHARACTERISTICS

 over recommended operating free-air temperature range, $V_{CCA} = 1.8\text{ V} \pm 0.15\text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.8\text{ V} \pm 0.15\text{ V}$		$V_{CCB} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CCB} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	B	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	ns
	B	A	1.5	12	1.3	8.4	1	7.6	0.9	7.1	
t_{en}	OE	A		1		1		1		1	μs
		B		1		1		1		1	
t_{dis}	OE	A	5.9	31	5.1	21.3	5	19.3	5	17.4	ns
		B	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3	
t_{rA} , t_{fA}	A-port rise and fall times		1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns
t_{rB} , t_{fB}	B-port rise and fall times		0.9	3.8	0.6	3.2	0.5	2.8	0.4	2.7	ns
$t_{SK(O)}$	Channel-to-channel skew			0.5		0.5		0.5		0.5	ns
Max data rate			60		60		60		60		Mbps

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	B	1.1	6.3	1	5.2	0.9	4.7	ns
	B	A	1.2	6.6	1.1	5.1	0.9	4.4	
t_{en}	OE	A	1		1		1		μs
		B	1		1		1		
t_{dis}	OE	A	5.1	21.3	4.6	15.2	4.6	13.2	ns
		B	4.4	20.8	3.8	16	3.9	13.9	
t_{rA}, t_{fA}	A-port rise and fall times		0.8	3	0.8	3	0.8	3	ns
t_{rB}, t_{fB}	B-port rise and fall times		0.7	2.6	0.5	2.8	0.4	2.7	ns
$t_{SK(O)}$	Channel-to-channel skew		0.5		0.5		0.5		ns
Max data rate			100		100		100		Mbps

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CCB} = 5 \text{ V} \pm 0.5 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	B	0.9	4.7	0.8	4	ns
	B	A	1	4.9	0.9	3.8	
t_{en}	OE	A	1		1		μs
		B	1		1		
t_{dis}	OE	A	4.6	15.2	4.3	12.1	ns
		B	3.8	16	3.4	13.2	
t_{rA}, t_{fA}	A-port rise and fall times		0.7	2.5	0.7	2.5	ns
t_{rB}, t_{fB}	B-port rise and fall times		0.5	2.1	0.4	2.7	ns
$t_{SK(O)}$	Channel-to-channel skew		0.5		0.5		ns
Max data rate			100		100		Mbps

OPERATING CHARACTERISTICS
 $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CCA}						UNIT	
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V		3.3 V
			V_{CCB}							3.3 V to 5 V
			5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V		
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
C_{pdA}	A-port input, B-port output	$C_L = 0$, $f = 10$ MHz, $t_r = t_f = 1$ ns, OE = V_{CCA} (outputs enabled)	7.8	10	9	8	8	8	9	pF
	B-port input, A-port output		12	11	11	11	11	11	11	
C_{pdB}	A-port input, B-port output		38.1	28	28	28	29	29	29	
	B-port input, A-port output		25.4	19	18	18	19	21	22	
C_{pdA}	A-port input, B-port output	$C_L = 0$, $f = 10$ MHz, $t_r = t_f = 1$ ns, OE = GND (outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF
	B-port input, A-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C_{pdB}	A-port input, B-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.03	
	B-port input, A-port output		0.01	0.01	0.01	0.01	0.01	0.01	0.04	

PRINCIPLES OF OPERATION

Applications

The TXB0104 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

Architecture

The TXB0104 architecture (see [Figure 1](#)) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0104 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at $V_{CCO} = 1.2\text{ V to }1.8\text{ V}$, 50 Ω at $V_{CCO} = 1.8\text{ V to }3.3\text{ V}$, and 40 Ω at $V_{CCO} = 3.3\text{ V to }5\text{ V}$.





Figure 1. Architecture of TXB0104 I/O Cell

Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0104 are shown in [Figure 2](#). For proper operation, the device driving the data I/Os of the TXB0104 must have drive strength of at least $\pm 2\text{ mA}$.



- A. V_T is the input threshold voltage of the TXB0104 (typically $V_{CC}/2$).
- B. V_D is the supply voltage of the external driver.

Figure 2. Typical I_{IN} vs V_{IN} Curve

Power Up

During operation, ensure that $V_{CCA} \leq V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \geq V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0104 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0 \text{ V}$).

Enable and Disable


The TXB0104 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

Pullup or Pulldown Resistors on I/O Lines


The TXB0104 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0104 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 kΩ to ensure that they do not contend with the output drivers of the TXB0104.

For the same reason, the TXB0104 should not be used in applications such as I²C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR MAX DATA RATE, PULSE DURATION PROPAGATION DELAY OUTPUT RISE AND FALL TIME MEASUREMENT




LOAD CIRCUIT FOR ENABLE/DISABLE TIME MEASUREMENT

TEST	S1
t_{PZL}/t_{PLZ}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	Open



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION

- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuits and Voltage Waveforms

REVISION HISTORY

Changes from Revision E (February 2010) to Revision F	Page
• Added notes to pin out graphics.	1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0104D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TXB0104	Samples
TXB0104GXUR	ACTIVE	BGA MICROSTAR JUNIOR	GXU	12	2500	TBD	SNPB	Level-1-240C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples
TXB0104RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	YE04	Samples
TXB0104RUTR	ACTIVE	UQFN	RUT	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	2KR	Samples
TXB0104YZTR	ACTIVE	DSBGA	YZT	12	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(2K ~ 2K7)	Samples
TXB0104ZXUR	ACTIVE	BGA MICROSTAR JUNIOR	ZXU	12	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	YE04	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TXB0104 :

- Automotive: [TXB0104-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0104DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TXB0104GXUR	BGA MICROSTAR JUNIOR	GXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2
TXB0104PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TXB0104RGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1
TXB0104RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1
TXB0104YZTR	DSBGA	YZT	12	3000	180.0	8.4	1.49	1.99	0.75	4.0	8.0	Q2
TXB0104ZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	330.0	8.4	2.3	2.8	1.0	4.0	8.0	Q2


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0104DR	SOIC	D	14	2500	367.0	367.0	38.0
TXB0104GXUR	BGA MICROSTAR JUNIOR	GXU	12	2500	338.1	338.1	20.6
TXB0104PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
TXB0104RGYR	VQFN	RGY	14	3000	367.0	367.0	35.0
TXB0104RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0
TXB0104YZTR	DSBGA	YZT	12	3000	182.0	182.0	17.0
TXB0104ZXUR	BGA MICROSTAR JUNIOR	ZXU	12	2500	338.1	338.1	20.6

GXU (S-PBGA-N12)

PLASTIC BALL GRID ARRAY




4207008/B 06/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.

ZXU (S-PBGA-N12)

PLASTIC BALL GRID ARRAY



4207009/B 06/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. This package is a lead-free solder ball design.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - $\triangle F$ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
 - G. Package complies to JEDEC MO-241 variation BA.

RGY (S-PVQFN-N14)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters

RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD




4208122-2/P 03/14

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

RUT (R-PUQFN-N12)

PLASTIC QUAD FLATPACK NO-LEAD




4212431/C 06/12

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for larger area ratio is not advised due to land width and bridging potential. Exercise extreme caution.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.

MECHANICAL DATA

YZT (R-XBGA-N12)

(CUSTOM) DIE-SIZE BALL GRID ARRAY



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com

A Guide to Voltage Translation With TXB-Type Translators

Susan Curtis, Dave Moon
High Volume Linear

ABSTRACT

Modern trends are driving the need for lower supply voltages across many system-level designs. As most processor voltage levels continue to decrease in the interest of achieving the lowest possible power consumption, peripheral devices maintain a need for higher voltage levels, creating potential for voltage discontinuities within a system. To remedy this mixed voltage system incompatibility, a voltage translator can be used.

Texas Instruments High Volume Linear group offers a wide range of voltage level translators. A variety of architectures provide solutions for different application environments including dual-supply direction-controlled, auto-direction sensing, and application-specific memory card interface translators.

The information in this application report is intended to help system designers understand the architecture and operation of the TXB-type auto-direction sensing translator family.

Contents

1	The Need For Voltage-Level Translation	2
2	Auto-Direction Sensing Voltage Translator Architecture	2
3	Driving External Loads with TXB Translators	5
4	Output Enable Control	6
5	Conclusion	6

List of Figures

1	Digital Switching Levels	2
2	Basic TXB010x Architecture	3
3	Active Output Rising/Falling Edge-Rate Acceleration Circuitry and DC Resistor Paths.....	3
4	Typical I_{IN} vs V_{IN} Curve	4
5	TXB Active Output Rising Edge-Rate Acceleration Illustration	5

1 The Need For Voltage-Level Translation

The need for voltage level translation is becoming increasingly significant in today's electronic systems. As the digital switching level standards have continued to progress toward lower voltage levels, system incompatibilities have arisen. [Figure 1](#) illustrates the trend toward lower system voltage levels and demonstrates the incompatibilities that mixed voltage systems can face.




Figure 1. Digital Switching Levels

For two devices to interface reliably, the output driver voltages must be compatible with receiver input thresholds. For this condition to be met in mixed voltage systems, a voltage translator is often required.

Texas Instruments offers several unique device architectures for addressing voltage translation needs. The most familiar to system designers is probably a direction controlled buffer translator, such as the SN74AVC8T245. These translators can help remedy many problems in system voltage compatibility but do require DIR (direction) control pins. If the system environment does not provide a programmable GPIO to control the direction pin, an auto-direction sensing translator architecture can provide an alternative translation solution.

2 Auto-Direction Sensing Voltage Translator Architecture

If a processor GPIO input direction-control signal is not available or if one is not desired, an auto-direction sensing voltage translator can provide a robust solution. As the name implies, this type of translator does not require the use of a direction control signal, and each channel supports independent transmission or reception of data. This eliminates the need for a processor GPIO to control a DIR input, resulting in simplified software driver development as well as smaller device packaging due to reduced pin-count.

The TXB push-pull buffered type architecture does not require a DIR control signal to establish the direction of data flow. This architecture is designed to exclusively be connected and interfaced with a push-pull CMOS driver and is capable of driving a capacitive or high impedance loads in applications such as Secure Digital (SD) or Serial Peripheral Interface (SPI). The TXB010x devices are not intended for use in open-drain applications. For applications such as I²C where there is a need to connect and interface with an open-drain driver, TI offers TXS-type (i.e., "S" for Switch-type) translators. Please refer to TI application report, A Guide to Voltage Translation With TXS-Type Translators, literature number SCEA044 for more information on the TXS-type voltage translators.

[Figure 2](#) shows the basic architecture of a single-bit (or channel) of the TXB010x device.




Figure 2. Basic TXB010x Architecture

The TXB translators incorporate a weak buffer with one-shot (O.S.) circuitry to improve switching speeds for rising and falling edges. When the A-port is connected to a system driver and driven high, the weak 4-kΩ buffer drives the B-port high in conjunction with the upper one shot, which becomes active when it senses a rising edge. The B-port is driven high by both the buffer and the T₁ PMOS, which lowers the output impedance seen on the B-port while the O.S. circuit is active. On the falling edge, the lower O.S. is triggered and the buffer, along with the T₂ NMOS, lowers the output impedance seen on the B-port while the O.S. circuit is operating and the output is driven low.

Figure 3 highlights with color the active circuitry involved in a low-to-high transition and a high-to-low transition. The weak buffer is shown in blue, and the active O.S. circuit is shown in green.




Figure 3. Active Output Rising/Falling Edge-Rate Acceleration Circuitry and DC Resistor Paths

The O.S. reduces the output impedance during the transition allowing the TXB device to drive a load while maintaining fast propagation delays and edge rates. Once the transition is completed, the O.S. circuit times out, and the buffer and the 4-k Ω pullup resistor hold the B-port signal high or low.

We call the TXB-type translator "weak-buffered", because it is strong enough to hold the output port high or low during a dc state, but weak in that the 4-k Ω impedance buffer can be easily over-driven by a system driver connected to the A or B port when a bus direction change is desired.

Figure 4 shows a typical I_{IN} vs V_{IN} curve.




Figure 4. Typical I_{IN} vs V_{IN} Curve

Where,

V_T is the input threshold voltage of the TXB010x; V_T is typically $V_{CC1}/2$.

V_D is the supply voltage of the external system driver.

An external system driver must supply more than ± 2 mA of current to reliably overdrive the hold provided by the weak buffer.

3 Driving External Loads with TXB Translators

TXB devices were architected for driving high-impedance loads. If the application requires an external pull-up or pull-down resistor (R_{pu} or R_{pd}), special consideration must be given to the resistor value. When the output is in a steady high or low dc state, it is exclusively driven by the 4-k Ω impedance buffer. If an external resistor is added as either a pull-up or pull-down, a resistor divider network will be formed with the 4k Ω buffer. If the value of the resistor is too small, the V_{OH} or V_{OL} will be adversely impacted. If the value is large, (i.e. >50k Ω), there will be very little change in the output voltage level.

Equation 1 helps to illustrate how an external pull-up resistor affects the output V_{OL} levels. If an external 50-k Ω resistor is connected as a pull-up and the output is in a low signal state, then:

$$V_{OL} = \frac{4 \text{ k}\Omega}{50 \text{ k}\Omega + 4 \text{ k}\Omega} \times V_{CCO} = 0.075 \times V_{CCO} \tag{1}$$

As a result, if an external pull-up or pull-down resistor is needed, system designers should always choose large enough R_{pu} or R_{pd} values to ensure adequate V_{OH} and V_{OL} levels.

Figure 5 shows an illustration of a low-to-high, rising-edge signal for the TXB-type translators. The O.S. circuits turn on the PMOS transistor (T_1) for approximately 10 ns or 95% of the output edge, whichever occurs first. During this acceleration phase, the output resistance (R_{eff}) of the driver is decreased to approximately 40 Ω to 70 Ω to increase the current-drive capability of the device. When the circuits are active, a resulting high ac drive is realized by turning on T_1 and the rising-edge speeds up. The output port is maintained at a high signal level through this 4-k Ω internal resistor. With no load, the one-shots remain on for ~4.5 ns.




Figure 5. TXB Active Output Rising Edge-Rate Acceleration Illustration

During this ac drive acceleration period, the R_{eff} associated with the PMOS (T_1) and NMOS (T_2) is decreased to 40 Ω - 70 Ω . The typical output impedance varies based on output supply voltage, and is summarized in Table 1.

Table 1. TXB010x Effective Output Impedance Values

V_{CCO}	Output Impedance Value
1.2 V to 1.8 V	70 Ω
1.8 V to 3.3 V	50 Ω
3.3 V to 5 V	40 Ω

With regard to capacitive loads, TXB translators are designed to drive up to 70 pF without issue. If capacitive loading is larger than 70 pF, the O.S. will time-out after 10 ns and subsequently turn off before the output voltage is driven fully high or low. From there, the output will continue to rise or fall based on the RC time constant determined by the 4-k Ω buffer, load resistance and capacitive loading. To ensure reliable operation, system designers should keep capacitive loading for the TXB-type devices to 70 pF or less. With no external loading, the one-shot circuits will remain on for approximately 4.5 nsec. The duration of the one-shots is related to the output voltage level. The output high voltage at which O.S. switches off is approximately 95% of full scale, while the output low voltage at which O.S. switches off is approximately 5%.

4 Output Enable Control

The TXB devices offer low power consumption of 5- μ A maximum I_{CC} when the output enable is high. When the output enable is low, the TXB translator buffer will be disabled and the outputs are put into a high impedance state for increased power savings. The \overline{OE} input circuit is referenced to the V_{CCA} power-supply and when the device is disabled, the 4-k Ω buffer and the O.S. for both the A-port and B-Port are also disabled. In this state, output leakage (I_{OZ}) will be less than $\pm 2 \mu$ A. If the application does not require output enable control, The OE pin should be tied to the V_{CCA} supply. One should never leave the \overline{OE} pin floating in an indeterminate state as this can cause undesirable quiescent current to flow in the device, which subsequently increases its overall power dissipation.

Under partial power down conditions, the outputs are also disabled and put into a high-impedance state. This feature is referred to as V_{CC} isolation. If $V_{CCB} = 0$ V, the A-port is disabled. Likewise, if $V_{CCA} = 0$ V, the B-port will be disabled. In addition, the TXB type translators are fully specified for partial-power-down applications using the I_{OFF} feature. This I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the device when these devices are powered-down.

5 Conclusion

The TXB translators offer system designers a versatile solution for remedying mixed-voltage system incompatibilities. These translators eliminate the need for provisioning a processor GPIO, since they change the direction of the data flow automatically without the use of a direction control pin. This simplifies system level design and allows for solutions in smaller packages.

Please visit www.ti.com for data sheets and additional information on all bit-width TXB translators along with the full line of Texas Instruments voltage-level translators.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps