www.ti.com


8-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO-DIRECTION SENSING AND ±15-kV ESD PROTECTION

Check for Samples: TXB0108

FEATURES

- 1.2 V to 3.6 V on A Port and 1.65 to 5.5 V on B Port (V_{CCA} ≤ V_{CCB})
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 4-μA Max I_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2000-V Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)
 - B Port
 - ±15-kV Human-Body Model (A114-B)
 - 1000-V Charged-Device Model (C101)


GXY OR ZXY PACKAGE (BOTTOM VIEW)




TERMINAL ASSIGNMENTS (20-Ball GXY/ZXY Package)

	1	2	3	4	5
D	V _{CCB}	B2	B4	В6	В8
C	B1	В3	B5	В7	GND
В	A1	A3	A5	A7	OE
Α	V_{CCA}	A2	A4	A6	A8

DQS PACKAGE (TOP VIEW) 20 A2 19 B2 АЗ <u> 18</u> B3 3 -Α4 4 -17 B4 V_{CCB} 5_ 16 OE 6 -15 **GND** A5 7 -14 B5 13 8 -B6 A6 9 -12 Α7 B7 10 **8**A [ff]B8



RGY PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION

This 8-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB} .

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0101 is designed so that the OE input circuit is supplied by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Table 1. ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾ QFN – RGY Reel of 1000 SON – DQS Reel of 2000		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	TXB0108RGYR	YE08
	SON - DQS	Reel of 2000	TXB0108DQSR	5MR
-40°C to 85°C	TSSOP - PW	Reel of 2000	TXB0108PWR	YE08
	VFBGA – GXY	Reel of 2500	TXB0108GXYR	YE08
	VFBGA – ZXY (Pb-free)	Reel of 2500	TXB0108ZXYR	YE08

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


PIN DESCRIPTION

NO. (DQS, PW, RGY)	NAME	FUNCTION
1	A1	Input/output 1. Referenced to V _{CCA} .
2	V _{CCA}	A-port supply voltage. 1.1 V \leq V _{CCA} \leq 3.6 V, V _{CCA} \leq V _{CCB} .
3	A2	Input/output 2. Referenced to V _{CCA} .
4	А3	Input/output 3. Referenced to V _{CCA} .
5	A4	Input/output 4. Referenced to V _{CCA} .
6	A5	Input/output 5. Referenced to V _{CCA} .
7	A6	Input/output 6. Referenced to V _{CCA} .
8	A7	Input/output 7. Referenced to V _{CCA} .
9	A8	Input/output 8. Referenced to V _{CCA} .
10	OE	Output enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
11	GND	Ground
12	В8	Input/output 8. Referenced to V _{CCB} .
13	В7	Input/output 7. Referenced to V _{CCB} .
14	В6	Input/output 6. Referenced to V _{CCB} .
15	B5	Input/output 5. Referenced to V _{CCB} .
16	B4	Input/output 4. Referenced to V _{CCB} .
17	В3	Input/output 3. Referenced to V _{CCB} .
18	B2	Input/output 2. Referenced to V _{CCB} .
19	V _{CCB}	B-port supply voltage. 1.65 V ≤ V _{CCB} ≤ 5.5 V.
20	B1	Input/output 1. Referenced to V _{CCB} .

Product Folder Link(s): TXB0108

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	4.6	V
V_{CCB}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power	r-off state ⁽²⁾	-0.5	6.5	V
M	Valence record and to account to the high and account (2) (3)	A inputs	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state (2) (3)	B inputs	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
lok	Output clamp current	V _O < 0		- 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CCA} , V _{CCB} , or GND			±100	mA
		DQS package		TBD	
0	Deal and the soul in a state of	GXY/ZXY package (4)		78	00044
θ_{JA}	Package thermal impedance	PW package ⁽⁴⁾		83	°C/W
		RGY package (5)		37	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The package thermal impedance is calculated in accordance with JESD 51-5.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

The package thermal impedance is calculated in accordance with JESD 51-7.



Recommended Operating Conditions (1) (2)

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Cumply voltage				1.2	3.6	V
V_{CCB}	Supply voltage				1.65	5.5	V
V	Lligh lovel input veltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	V _{CCI} x 0.65 ⁽³⁾	V _{CCI}	V
V _{IH}	High-level input voltage	OE	1.2 V 10 3.6 V	1.05 V 10 5.5 V	V _{CCA} x 0.65	5.5	V
V	Low lovel input voltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	V _{CCI} x 0.35 ⁽³⁾	V
V_{IL}	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	V _{CCA} x 0.35	V
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
Δt/Δν	Input transition rise or fall rate	D nort innute	1.2 V to 3.6 V	1.65 V to 3.6 V		40	ns/V
	D-DOIL IIDUIS 1.2 V 10 3.0 V		4.5 V to 5.5 V		30		
T _A	Operating free-air temperat	ure		-	-40	85	°C

⁽¹⁾ The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.
(2) V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.
(3) V_{CCI} is the supply voltage associated with the input port.

www.ti.com

Electrical Characteristics (1) (2)

over recommended operating free-air temperature range (unless otherwise noted)

	ARAMETER	TEST	V	V	T,	(= 25°C	:	-40°C to 8	85°C	UNIT	
Г	ARAIVIETER	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII	
.,		1 00 A	1.2 V			1.1				V	
V_{OHA}		$I_{OH} = -20 \mu A$	1.4 V to 3.6 V					V _{CCA} - 0.4		V	
.,		I 00 A	1.2 V			0.9				V	
V_{OLA}		I _{OL} = 20 μA	1.4 V to 3.6 V						0.4	V	
V _{OHB}		I _{OH} = -20 μA		1.65 V to 5.5 V				V _{CCB} - 0.4		V	
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V					0.4	V	
l _l	OE		1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μΑ	
	A port		0 V	0 V to 5.5 V			±1		±2		
l _{off}	B port		0 V to 3.6 V	0 V			±1		±2	μΑ	
loz	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μΑ	
			1.2 V			0.06					
		$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					5		
I _{CCA}		$I_{O} = 0$	3.6 V	0 V					2	μΑ	
			0 V	5.5 V					-2		
			1.2 V	4.05.1/4. 5.5.1/		3.4					
_		$V_I = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					5		
I _{CCB}		$I_0 = 0$	3.6 V	0 V					-2	μΑ	
			0 V	5.5 V					2		
		$V_I = V_{CCI}$ or GND,	1.2 V			3.5					
I _{CCA} +	ICCB	$I_0 = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V					10	μΑ	
		$V_I = V_{CCI}$ or GND,	1.2 V			0.05					
I _{CCZA}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μА	
		$V_I = V_{CCI}$ or GND,	1.2 V			3.3					
I _{CCZB}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μА	
Cı	OE		1.2 V to 3.6 V	1.65 V to 5.5 V		5			5.5	pF	
<u> </u>	A port		1 2 V to 2 6 V	1 GE V/to E E V/		5			6.5	~F	
C_{io}	B port		1.2 V to 3.6 V	1.65 V to 5.5 V		8			10	pF	

Timing Requirements

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
t_{w}	Pulse duration	Data inputs	50	50	50	50	ns

Timing Requirements

Copyright © 2006–2010, Texas Instruments Incorporated

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

				= 1.8 V 15 V	V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			50		50		50		50	Mbps
t _w	Pulse duration	Data inputs	20		20		20		20		ns

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCI} \ \hbox{is the supply voltage associated with the input port.} \\ \hbox{(2)} & V_{CCO} \ \hbox{is the supply voltage associated with the output port.} \end{array}$



Timing Requirements

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (unless otherwise noted)

			V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			52		60		60		60	Mbps
t _w	Pulse duration	Data inputs	19		17		17		17		ns

Timing Requirements

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			70		100		100	Mbps
t _w	Pulse duration	Data inputs	14		10		10		ns

Timing Requirements

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

			V _{CCB} = 3 ± 0.3	$V_{CCB} = 3.3 \text{ V}$ $V_{CCB} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		5 V /	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		ns

Switching Characteristics

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 \text{ V}$

PARAMETER	FROM	то	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	TYP	TYP	TYP	UNIT
	Α	В	9.5	7.9	7.6	8.5	
t _{pd}	В	Α	9.2	8.8	8.4	8	ns
4	OE	Α	1	1	1	1	
t _{en}	OE	В	1	1	1	1	μS
	OE	Α	20	17	17	18	20
t _{dis}	OE	В	20	16	15	15	ns
t_{rA}, t_{fA}	A-port rise a	and fall times	4.1	4.4	4.1	3.9	ns
t_{rB},t_{fB}	B-port rise a	and fall times	5	5	5.1	5.1	ns
t _{SK(O)}	Channel-to-c	channel skew	2.4	1.7	1.9	7	ns
Max data rate			20	20	20	20	Mbps

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		3.3 V 3 V	V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	
t _{pd}	В	Α	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
	OE	Α		1		1		1		1	0
t _{en}	OE	В		1		1		1		1	μS
	OE	Α	6.6	33	6.4	25.3	6.1	23.1	5.9	24.6	
t _{dis}	OE	В	6.6	35.6	5.8	25.6	5.5	22.1	5.6	20.6	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.8	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
t _{SK(O)}	Channel-to-c	channel skew		2.6		1.9		1.6		1.3	ns
Max data rate			50		50		50		50		Mbps

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	FROM TO (OUTPUT)	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5	20
t _{pd}	В	Α	1.5	12	1.2	8.4	0.8	7.6	0.5	7.1	ns
	OE	Α		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μS
	٥٢	Α	5.9	26.7	5.6	21.6	5.4	18.9	4.8	18.7	
t _{dis}	OE	В	6.1	33.9	5.2	23.7	5	19.9	5	17.6	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.7	5.1	0.7	5	1	5	0.7	5	ns
t_{rB},t_{fB}	B-port rise a	and fall times	1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns
t _{SK(O)}	Channel-to-c	channel skew		0.8		0.7		0.6		0.6	ns
Max data rate			52		60		60		60		Mbps

Product Folder Link(s): TXB0108



Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)	V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{CCB} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	В	1.1	6.4	1	5.3	0.9	4.7	
t _{pd}	В	Α	1	7	0.6	5.6	0.3	4.4	ns
	0.5	Α		1		1		1	_
^t en	t _{en} OE	В		1		1		1	μS
	0.5	Α	5	16.9	4.9	15	4.5	13.8	
t _{dis}	OE	В	4.8	21.8	4.5	17.9	4.4	15.2	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.8	3.6	0.6	3.6	0.5	3.5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.6	4.9	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	Channel-to-c	channel skew		0.4		0.3		0.3	ns
Max data rate			70		100		100		Mbps

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	FROM	TO (OUTPUT)		V _{CCB} = 3.3 V ± 0.3 V		5 V V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
1	А	В	0.9	4.9	0.8	4	
t _{pd}	В	A	0.5	5.4	0.2	4	ns
1	OE	A		1		1	
t _{en}	OE	В		1		1	μS
,	05	A	4.5	13.9	4.1	12.4	
t _{dis}	OE	В	4.1	17.3	4	14.4	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.5	3	0.5	3	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.7	3.9	0.6	3.2	ns
t _{SK(O)}	Channel-to-c	channel skew		0.4		0.3	ns
Max data rate			100		100		Mbps

www.ti.com

Operating Characteristics

 $T_A = 25$ °C

						V _{CCA}				
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V	
						V _{CCB}				
PARAMETER		TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
(A-port input, B-port output	C = 0 f = 10 MHz	9	8	7	7	7	7	8	
C_{pdA}	B-port input, A-port output	$C_L = 0, f = 10 \text{ MHz}, t_r = t_f = 1 \text{ ns},$	12	11	11	11	11	11	11	pF
_	A-port input, B-port output	OE = V _{CCA} (outputs enabled)	35	26	27	27	27	27	28	þΓ
C _{pdB}	B-port input, A-port output	(outputs enabled)	26	19	18	18	18	20	21	
٥	A-port input, B-port output	C = 0 f = 10 MHz	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C_{pdA}	B-port input, A-port output	$C_L = 0, f = 10 \text{ MHz},$ $t_r = t_f = 1 \text{ ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	
C	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF
C_{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03	



PRINCIPLES OF OPERATION

Applications

The TXB0108 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

Architecture

The TXB0108 architecture (see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0108 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70Ω at $V_{CCO} = 1.2$ V to 1.8 V, 50Ω at $V_{CCO} = 1.8$ V to 3.3 V and 40Ω at $V_{CCO} = 3.3$ V to 5 V.





Figure 1. Architecture of TXB0108 I/O Cell

Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0108 are shown in Figure 2. For proper operation, the device driving the data I/Os of the TXB0108 must have drive strength of at least ± 2 mA.





- A. V_T is the input threshold voltage of the TXB0108 (typically $V_{CCI}/2$).
- B. V_D is the supply voltage of the external driver.

Figure 2. Typical I_{IN} vs V_{IN} Curve

Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0108 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0 \text{ V}$).

Enable and Disable

The TXB0108 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

Pullup or Pulldown Resistors on I/O Lines


The TXB0108 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0108 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0108.

For the same reason, the TXB0108 should not be used in applications such as I^2C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

Copyright © 2006–2010, Texas Instruments Incorporated



PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1 V/ns$.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuits and Voltage Waveforms





ww.ti.com 14-Oct-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TXB0108DQSR	ACTIVE	USON	DQS	20	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	Request Free Samples
TXB0108PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TXB0108PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples
TXB0108RGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	Request Free Samples
TXB0108RGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260C-1 YEAR	Request Free Samples
TXB0108ZXYR	ACTIVE	BGA MICROSTAR JUNIOR	ZXY	20	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	Request Free Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

14-Oct-2010

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2011


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
Г	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are nominal	ī				ī							
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0108DQSR	USON	DQS	20	3000	177.8	12.4	2.21	4.22	0.81	4.0	12.0	Q1
TXB0108PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TXB0108RGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
TXB0108ZXYR	BGA MI CROSTA R JUNI OR	ZXY	20	2500	330.0	12.4	2.8	3.3	1.0	4.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 30-May-2011




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0108DQSR	USON	DQS	20	3000	202.0	201.0	28.0
TXB0108PWR	TSSOP	PW	20	2000	346.0	346.0	33.0
TXB0108RGYR	VQFN	RGY	20	3000	355.0	350.0	50.0
TXB0108ZXYR	BGA MICROSTAR JUNIOR	ZXY	20	2500	340.5	338.1	20.6

ZXY (S-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is a lead-free solder ball design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-4/N 06/11

NOTE: A. All linear dimensions are in millimeters



4x0,725

4208122-4/N 06/11

RGY (R-PVQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD Example Stencil Design 0.125mm Stencil Thickness Example Board Layout (Note E) 14X0,5-20x0,8 Note D-4x1,82 3.05 2,05 4,3 4,25 4X0,75 4x0.82 20x0.23 67% solder coverage by printed area on center thermal pad Example Via Layout Design Non Solder Mask may vary depending on constraints Defined Pad (Note D, F) Example Solder Mask Opening (Note F)

NOTES:

A. All linear dimensions are in millimeters.

0,08

R_{0.14}

0,07 __ All Around

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.

0,85

0.28

D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.

Example


(Note C)

Pad Geometry

6xØ0.3

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DQS (R-PUSON-N20)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com



A Guide to Voltage Translation With TXB-Type Translators

Susan Curtis, Dave Moon

High Volume Linear

ABSTRACT

Modern trends are driving the need for lower supply voltages across many system-level designs. As most processor voltage levels continue to decrease in the interest of achieving the lowest possible power consumption, peripheral devices maintain a need for higher voltage levels, creating potential for voltage discontinuities within a system. To remedy this mixed voltage system incompatibility, a voltage translator can be used.

Texas Instruments High Volume Linear group offers a wide range of voltage level translators. A variety of architectures provide solutions for different application environments including dual-supply direction-controlled, auto-direction sensing, and application-specific memory card interface translators.

The information in this application report is intended to help system designers understand the architecture and operation of the TXB-type auto-direction sensing translator family.

Contents

	- Contonio	
1	The Need For Voltage-Level Translation	2
2	Auto-Direction Sensing Voltage Translator Architecture	2
3	Driving External Loads with TXB Translators	5
4	Output Enable Control	6
5	Conclusion	6
	List of Figures	
1	Digital Switching Levels	. 2
2	Basic TXB010x Architecture	. 3
3	Active Output Rising/Falling Edge-Rate Acceleration Circuitry and DC Resistor Paths	. 3
4	Typical I _{IN} vs V _{IN} Curve	. 4
5	TXB Active Output Rising Edge-Rate Acceleration Illustration	. 5



1 The Need For Voltage-Level Translation

The need for voltage level translation is becoming increasingly significant in today's electronic systems. As the digital switching level standards have continued to progress toward lower voltage levels, system incompatibilities have arisen. Figure 1 illustrates the trend toward lower system voltage levels and demonstrates the incompatibilities that mixed voltage systems can face.




Figure 1. Digital Switching Levels

For two devices to interface reliably, the output driver voltages must be compatible with receiver input thresholds. For this condition to be met in mixed voltage systems, a voltage translator is often required.

Texas Instruments offers several unique device architectures for addressing voltage translation needs. The most familiar to system designers is probably a direction controlled buffer translator, such as the SN74AVC8T245. These translators can help remedy many problems in system voltage compatibility but do require DIR (direction) control pins. If the system environment does not provide a programmable GPIO to control the direction pin, an auto-direction sensing translator architecture can provide an alternative translation solution.

2 Auto-Direction Sensing Voltage Translator Architecture

If a processer GPIO input direction-control signal is not available or if one is not desired, an auto-direction sensing voltage translator can provide a robust solution. As the name implies, this type of translator does not require the use of a direction control signal, and each channel supports independent transmission or reception of data. This eliminates the need for a processor GPIO to control a DIR input, resulting in simplified software driver development as well as smaller device packaging due to reduced pin-count.

The TXB push-pull buffered type architecture does not require a DIR control signal to establish the direction of data flow. This architecture is designed to exclusively be connected and interfaced with a push-pull CMOS driver and is capable of driving a capacitive or high impedance loads in applications such as Secure Digital (SD) or Serial Peripheral Interface (SPI). The TXB010x devices are not intended for use in open-drain applications. For applications such as I²C where there is a need to connect and interface with an open-drain driver, TI offers TXS-type (i.e., "S" for Switch-type) translators. Please refer to TI application report, A Guide to Voltage Translation With TXS-Type Translators, literature number SCEA044 for more information on the TXS-type voltage translators.

Figure 2 shows the basic architecture of a single-bit (or channel) of the TXB010x device.






Figure 2. Basic TXB010x Architecture

The TXB translators incorporate a weak buffer with one-shot (O.S.) circuitry to improve switching speeds for rising and falling edges. When the A-port is connected to a system driver and driven high, the weak 4-k Ω buffer drives the B-port high in conjunction with the upper one shot, which becomes active when it senses a rising edge. The B-port is driven high by both the buffer and the T_1 PMOS, which lowers the output impedance seen on the B-port while the O.S. circuit is active. On the falling edge, the lower O.S. is triggered and the buffer, along with the T_2 NMOS, lowers the output impedance seen on the B-port while the O.S. circuit is operating and the output is driven low.

Figure 3 highlights with color the active circuitry involved in a low-to-high transition and a high-to-low transition. The weak buffer is shown in blue, and the active O.S. circuit is shown in green.




Figure 3. Active Output Rising/Falling Edge-Rate Acceleration Circuitry and DC Resistor Paths



The O.S. reduces the output impedance during the transition allowing the TXB device to drive a load while maintaining fast propagation delays and edge rates. Once the transition is completed, the O.S. circuit times out, and the buffer and the $4-k\Omega$ pullup resistor hold the B-port signal high or low.

We call the TXB-type translator "weak-buffered", because it is strong enough to hold the output port high or low during a dc state, but weak in that the 4-k Ω impedance buffer can be easily over-driven by a system driver connected to the A or B port when a bus direction change is desired.

Figure 4 shows a typical I_{IN} vs V_{IN} curve.




Figure 4. Typical I_{IN} vs V_{IN} Curve

Where,

 V_T is the input threshold voltage of the TXB010x; V_T is typically $V_{CCI}/2$.

V_D is the supply voltage of the external system driver.

An external system driver must supply more than ±2 mA of current to reliably overdrive the hold provided by the weak buffer.



3 Driving External Loads with TXB Translators

TXB devices were architected for driving high-impedance loads. If the application requires an external pull-up or pull-down resistor (R_{pu} or R_{pd}), special consideration must be given to the resistor value. When the output is in a steady high or low dc state, it is exclusively driven by the 4-k Ω impedance buffer. If an external resistor is added as either a pull-up or pull-down, a resistor divider network will be formed with the 4k Ω buffer. If the value of the resistor is too small, the V_{OH} or V_{OL} will be adversely impacted. If the value is large, (i.e. >50k Ω), there will be very little change in the output voltage level.

Equation 1 helps to illustrate how an external pull-up resistor affects the output V_{OL} levels. If an external 50-k Ω resistor is connected as a pull-up and the output is in a low signal state, then:

$$V_{OL} = \frac{4 \text{ k}\Omega}{50 \text{ k}\Omega + 4 \text{ k}\Omega} \times V_{CCO} = 0.075 \times V_{CCO}$$

(1)

As a result, , if an external pull-up or pull-down resistor is needed, system designers should always choose large enough R_{pu} or R_{pd} values to ensure adequate V_{OH} and V_{OL} levels.

Figure 5 shows an illustration of a low-to-high, rising-edge signal for the TXB-type translators. The O.S. circuits turn on the PMOS transistor (T_1) for approximately 10 ns or 95% of the output edge, whichever occurs first. During this acceleration phase, the output resistance (R_{eff}) of the driver is decreased to approximately 40 Ω to 70 Ω to increase the current-drive capability of the device. When the circuits are active, a resulting high ac drive is realized by turning on T_1 and the rising-edge speeds up. The output port is maintained at a high signal level through this 4-k Ω internal resistor. With no load, the one-shots remain on for ~4.5 ns.




Figure 5. TXB Active Output Rising Edge-Rate Acceleration Illustration

During this ac drive acceleration period, the R_{eff} associated with the PMOS (T_1) and NMOS (T_2) is decreased to 40 Ω - 70 Ω . The typical output impedance varies based on output supply voltage, and is summarized in Table 1.

Table 1. TXB010x Effective Output Impedance Values

V _{cco}	Output Impedance Value
1.2 V to 1.8 V	70 Ω
1.8 V to 3.3 V	50 Ω
3.3 V to 5 V	40 Ω



Output Enable Control www.ti.com

With regard to capacitive loads, TXB translators are designed to drive up to 70 pF without issue. If capacitive loading is larger than 70 pF, the O.S. will time-out after 10 ns and subsequently turn off before the output voltage is driven fully high or low. From there, the output will continue to rise or fall based on the RC time constant determined by the 4-k Ω buffer, load resistance and capacitive loading. To ensure reliable operation, system designers should keep capacitive loading for the TXB-type devices to 70 pF or less. With no external loading, the one-shot circuits will remain on for approximately 4.5 nsec. The duration of the one-shots is related to the output voltage level. The output high voltage at which O.S. switches off is approximately 95% of full scale, while the output low voltage at which O.S. switches off is approximately 5%.

4 Output Enable Control

The TXB devices offer low power consumption of $5-\mu A$ maximum I_{CC} when the output enable is high. When the output enable is low, the TXB translator buffer will be disabled and the outputs are put into a high impedance state for increased power savings. The \overline{OE} input circuit is referenced to the V_{CCA} power-supply and when the device is disabled, the $4-k\Omega$ buffer and the O.S. for both the A-port and B-Port are also disabled. In this state, output leakage (I_{OZ}) will be less than $\pm 2~\mu A$. If the application does not require output enable control, The \overline{OE} pin should be tied to the V_{CCA} supply. One should never leave the \overline{OE} pin floating in an indeterminate state as this can cause undesirable quiescent current to flow in the device, which subsequently increases its overall power dissipation.

Under partial power down conditions, the outputs are also disabled and put into a high-Impedance state. This feature is referred to as V_{CC} isolation. If $V_{CCB} = 0$ V, the A-port is disabled. Likewise, if $V_{CCA} = 0$ V, the B-port will be disabled. In addition, the TXB type translators are fully specified for partial-power-down applications using the I_{OFF} feature. This I_{OFF} circuitry disables the outputs, preventing damaging current backflow through the device when these devices are powered-down.

5 Conclusion

The TXB translators offer system designers a versatile solution for remedying mixed-voltage system incompatibilities. These translators eliminate the need for provisioning a processor GPIO, since they change the direction of the data flow automatically without the use of a direction control pin. This simplifies system level design and allows for solutions in smaller packages.

Please visit <u>www.ti.com</u> for data sheets and additional information on all bit-width TXB translators along with the full line of Texas Instruments voltage-level translators.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps